

## Department of Electronics & Telecommunication Engineering

To. IQAC.

Jaihind College of Engineering,

Kuran-410 511

Subject: Sanction to organize the following Events in the month of March Academic Year 2023-24.

Respected Sir/Madam.

With reference to the above-mentioned subject, the Department of Electronics & Telecommunication Engineering plans to organize seminar on VLSI to 29/02/2024 with the following details.

Sr. No	Name of Event	Level (State/Natio nal/intern.)	No. of Days/ Hrs.	Date of Conduction	Approx. Participants	Collaborative Agency / MoU / Organization	Resource
1.	Seminar on VESI	-	01	29 Feb 2024	7.4	 Maven Silicon	Christopher

Kindly accept the same and do the needful. Thank You.

Name & Sign of Event Coordinator

Name and Sagn of Head of Department

	For IQAC Only (E & TC)  (E & TC)  (E & TC)  (E & TC)  (E & TC)
Date of Meeting:	Tal-Juanar, Dist. Pune
Remark:	
	ę
`	
	IQAC
	Director

Internal Quality Assurance Cell Jaihind College of Engineering, Kuran Tal. Junnar, Diet. Pune-410511



# Department of Electronics & Telecommunication Engineering


NOTICE

Date:22/02/2024

All Students hereby informed that department of Electronics &Telecommunication, Engineering has arranged seminar on VLSI on Thursday,29/02/2024 so all students should attend the seminar compulsory.

CET's Jethlad College of Em Kuran, Fal-Jumner, Dist. Pune








## **Activity Report**

Organizing Department	Electronics & Telecommu	ınication Engineering				
Name of The Event	Seminar on VLSI					
Date	29 Feb 2024					
Event location	Online	ę				
Duration in Days/Hrs.	01		1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2			
Collaborative Agency / MoU / Organization	Maven Silicon					
Name of the Resource Person	Christopher					
Objectives 1. Importance of VLSI design in the current world scenario. 2. Solid introductory knowledge on VLSI concepts using standard introduct tools.						
a. No. of Students attendees	b. No. of Faculty Attendees	c. No. of Other Attendees	Total attendance (a + b + c)			
			79			
74	05	- "	79			
	05 Funding body (if any)	Total Expenditure in I				
74 Fund allocated						
74 Fund allocated By Institute	The seminar on VLSI Electronics and Telected Engineering, on Thurst Chief Guest & the expreseminar was conducted		ed by the department of of Jaihind College of college premises. The is Mr. Christopher. This students and for Second,			



Affiliated to Savitribai Phule Pune University DTE :- EN6609 SPPUt- CEGP015730





JAIHIND COMPREHENSIVE EDUCATIONAL INSTITUTE'S

## JAIHIND COLLEGE OF ENGINEERING, KURAN

Affiliated to Savitribai Phule Pune University DTE :- EN6609 SPPU:- CEGP015730



## Feedback Analysis


## Total Feedback Evaluated -30

No.	Sr. No	Question	Excellent (3)	Good (2)	Poor (1)	-
	1	The objectives of the session were clearly defined.	26	3	1	2.83
	2	Did you gain the knowledge about the Features of VLSI?	27	2	1	2.86
	3	Understand the basic steps of fabrication	26	3	0	2.8
1	4	Do you understand the basics of different processors including architecture and organization?	26	3	1	2.83
	5	Do you Understand the various advanced architectures?	27	2	1	2.86
	6	The session objectives were met?	26	3	0	2.8
		Average	26.33	2.66	0.66	9.88
2		Please rate the experience at the Guest/ Expert Lecture?	5			
3		Would you like to attend such more lectures in future?	Yes			

#### Remark-

0

## **Graphical Analysis**





## Event Outcomes (EO)-

- 1. Demonstrate the VLSI verification techniques.
- 2. Develop design using system Verilog.

## EO-PO Mapping-

PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
		2									
	2										
	PO1	PO1 PO2	PO1 PO2 PO3 2 2	PO1 PO2 PO3 PO4 2 2	PO1 PO2 PO3 PO4 PO5 2 2	PO1 PO2 PO3 PO4 PO5 PO6 2 2	PO1 PO2 PO3 PO4 PO5 PO6 PO7 2 2	PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 2 2	PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

Event Coordinator

Head of Department

Head of Department

T's Jeihlad College of Engineeringunnar Die 199 Talahmner, Dist. Pune

Principal

Director
Internal Quality Assumpted College Of Engineering Kursh Tal Junnar, Dist. Pune - 410511

#### hind comprehensive educational institute's JAIHIND COLLEGE OF ENGINEERING, KURAN Affiliated to Savitribai Phule Pune University DTE - EN6609 SPPU- CEGP015730



Department of Electronics and Telecommunication Engineering

## <u>ATTENDANCE LIST</u>

A.Y.2023-24

Date-20/04/2024

# Event Name - Guest lecture on Object Oriented Programming

SR.NO	Name	Year/Class	Sign
1>	Bhor Rutaja Bhausaheh	SE ESTC	Rubia
25	Benke Sakshi Sopan.	SEFRIC	Shenake.
3)	Bhor sawali Anil	S.E.	(DBpox
4)	chavan Shruti Balizam	S.E.	Chaves
z	Lembhe Shruttka Sachin	SE ESTC	Semble.
6.	Diksha vitthal Jedgule	SEENTC	Orlean
7.	Kanitkar Mounali Uday	38	
8.	Pokharkar Aditi Baban	135	PRHAEKOL
9.	Durgude Sanika Mukund	.5E.	Attingude
10	kumbbaz Vaishnavi Devidas	SE	Okumbhar
11.	Pansare Priyanka Sunil	S.E	-Fansare
12.	Jadhav Aparna Vilas	S.E	Olavi.
78.	Jadhay Apeksha Vilas	SE	The state of the s
14.	Dakh Akanksha Govindrao	SE	Dakh
72.	Panchal Archwarya Yeknath	5E	Store
16	Chair chotosh Shirsath	SE -	Ancharkar.
17	Neharkar Ankita managev	SE	Manale
18	Dhamar Akanksha Mit		N.Mshinge
19	Shinde Vaishravi Namora	SE	NaykdisB
20	Naykodi sakshi Bhimaji	. S.E	
21	Khandagale Renuber Ashok	S.F	Ponika
22	Mengade Shilpa Bhousahet	5.E	Amengade.
23	Sakshi Rajendra Minde	SE	Ininde
24	Dhanashree Ankush Wlagh	SE	Dungh
25	Dake rortnak Marayan	SIE	toke
26	Thorat Mikhil Ganpat	8.8	Muly

Head of Daparanent (E & TC)

CEI's Jaihlad College of Englaceting Gran Talebunner, Otst. Pune



JAIHIND COMPREHENSIVE EDUCATIONAL INSTITUTE'S JAIHIND COLLEGE OF ENGINEERING, KURAN Affiliated to Savitribai Phule Pune University DTE :- EN6609 SPPU:- CEGP015730



Certificates



THE FOLLOWING AWARD IS GIVEN TO

Kajal Vijay Shete





B-B-K-

# C iclabs

THE FOLLOWING AWARD IS GIVEN TO

## Sonam Balasaheh Bangar

This certificate is given to Sonam Balasaheb Bangar for their dedication to acquire and expand their knowledge through this 2 hour VLSI Seminar.

Preside Prasad Rallabandi



B. Rupa R

# 🗬 iclabs OF PARTICIPATION

THE FOLLOWING AWARD IS GIVEN TO

## SAWALI ANIL BHOR

This certificate is given to SAWALI ANII. BHOR for their dedication to acquire and expand their knowledge through this 2 hour VLSI Seminar.

Product Prasad Rallabandi

B-Rupp Rupa R

ť